Dynamic address translation - computer architecture, Computer Engineering

Dynamic address translation:

 If, when executing an instruction, a CPU fetches an instruction located at a specific virtual address, or fetches data from a particular virtual address or stores data to a specific virtual address, the virtual address have to translated to the equivalent physical address. It is done by a hardware component, sometimes that called a memory management unit, which looks up the real address (from the page table) equivalent to a virtual address and passes the real address to the parts of the CPU that execute instructions.

 

 

Posted Date: 10/13/2012 5:36:03 AM | Location : United States







Related Discussions:- Dynamic address translation - computer architecture, Assignment Help, Ask Question on Dynamic address translation - computer architecture, Get Answer, Expert's Help, Dynamic address translation - computer architecture Discussions

Write discussion on Dynamic address translation - computer architecture
Your posts are moderated
Related Questions
Thread Dump: When we trigger a thread dump on an application server, all active thread informations will be deserted into file which is called as thread dump. Here, we can get info

Write the expression for Boolean function for F (A, B, C) = ∑m (1,4,5,6,7) in standard POS form.                                   Ans: f (A,B,C )= ΣM (1,4,5,6,7) in standard POS

Q. How do you split Hydrogen and Oxygen gases in industrial electrolysis of water process? Answer:- In oxygen, electrolysis and hydrogen gas are produced at different elec

Hubs are present in the network To interconnect the LAN with WANs.

Q. What is the conclude of the force of gravity on an object? Answer:- Force is the vector product of mass as well as acceleration F = ma. Weight is an unusual case of t

In a two-pass assembler, the task of the Pass II is to? Ans. The task of the Pass II is to synthesize the target program in a two-pass assembler.

Difference between Visual check and Parity check Visual check This is checking for errors by comparing entered data with original document (NOTE: this is not the same as

Processing elements (PEs)  : Every processing element consists of ALU, local memory and its registers  for storage of distributed data. This PEs has been interconnected via an inte

Solve the assignment of NFA-- Finite Automata and Formal Language Project Description: I have an assignment on Finite Automata and Formal Languages ( Nondeterministic Fini

Q. Implementation of BUS Construction of a bus system for four registers employing 4×1 multiplexers is displayed below. Every register has four bits which are numbered 0 throug