Draw the logic diagram of 4-bit odd parity checkers, Computer Engineering

Assignment Help:

Draw the logic diagram of 4-bit odd parity checkers using EX-NOR gates and explain its operation with the help of Truth table.

Ans:

4 bit odd parity checker by using XNOR circuit:-The purpose of parity checker, in which the additional bit is termed as parity. This can be either odd or even. The given below circuit will provide the 4 bit parity checker circuit.

2066_ogic diagram of 4-bit odd parity checker using EX-NOR gates.png

Logic diagram of 4-bit odd parity checker using EX-NOR gates

Parity checker networks are logic circuits along with exclusive – OR functions. Exclusive OR operation of parity bit is a scheme for finding errors throughout transmission of binary information. This is a more bit transmitted and after that checked at the receiving end for errors.

In this 4 bit odd parity checker, the three bits X,Y,Z represent the message and `P` is the parity bit. For odd parity bit `P` is produced, in order to make the total number of 1`s odd (containing P). The 3-bit message and the parity bit are transmitting to their destination; then they are applied to a parity checker circuit. An error happens throughout transmission if the parity of the four bits acquired is even, because binary information transmitted was initially odd. The output “C” of the parity checker must be “1”while an error happens that is when the number of 1’s in the four inputs is even.

750_4-bit odd parity checker.png

4-bit odd parity checker

Truth Table

                     Four bits received                                                                        Parity error check

x

y

 

z

 

P

 

C

0

0

 

0

 

0

 

------------- 1

0

0

 

0

 

1

 

------------- 0

0

0

 

1

 

0

 

------------- 0

0

0

 

1

 

1

 

------------- 1

0

1

 

0

 

0

 

------------- 0

0

1

 

0

 

1

 

------------- 1

0

1

 

1

 

0

 

------------- 1

0

1

 

1

 

1

 

------------- 0

1

0

 

0

 

0

 

------------- 0

1

0

 

0

 

1

 

------------- 1

1

0

 

1

 

0

 

------------- 1

1

0

 

1

 

1

 

------------- 0

1

1

 

0

 

0

 

------------- 1

1

1

 

0

 

1

 

------------- 0

1

1

 

1

 

0

 

------------- 0

1

1

 

1

 

1

 

------------- 1

 


Related Discussions:- Draw the logic diagram of 4-bit odd parity checkers

What is constrained-random verification, What is Constrained-Random Verific...

What is Constrained-Random Verification ? As ASIC and system-on-chip (SoC) designs continue to increase in size and complexity, there is an equal or greater increase in the si

Basic tradeoff of concerns for instruction set design, Q. Basic Tradeoff of...

Q. Basic Tradeoff of concerns for instruction set design? Basic Tradeoff: Smaller instruction (less space) vs. desire for more powerful instruction repertoire. Generally p

Explain the real time system, What is real time system? A real time sys...

What is real time system? A real time system has well explained, fixed time constraints. Processing must be done within the explained constraints, or the system will fail. It i

Requirements of decision support system, Q. Requirements of decision suppor...

Q. Requirements of decision support system? a) Fast computation A decision maker is able to perform a large number of computations very quickly and that too at a low cost

Why should you use bugzilla?, Bugzilla can dramatically enhance the product...

Bugzilla can dramatically enhance the productivity and accountability of individual employees by giving a documented workflow and positive feedback for good performance.

Describe in brief about the internet, Describe in brief about The internet ...

Describe in brief about The internet Web sites need to be set up to maximise information supplied to customers and to ensure they are as self-contained and helpful as possible.

What is register set, What is Register Set Register Set:  Register set ...

What is Register Set Register Set:  Register set is used to keep immediate data during the implementation of instruction. This area of processor having of various registers.

excitation diagram indicating , a.  Sketch the excitation diagram indicati...

a.  Sketch the excitation diagram indicating the last states and next states. b. Build the circuit using a Synchronous Counter with JK FF and NAND gates only. Replicate the circ

Explain optimal page replacement algorithm, Optimal Page Replacement Algori...

Optimal Page Replacement Algorithm The optimal page replacement algorithm that as well known as OPT is an algorithm which works as follows: while a page needs to be swapped in,

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd