Dq-dt-assemblers directive-microprocessor, Assembly Language

DQ:  Define  Quad word:- 

This directive is taken in use to direct the assembler to reserve 4 words (8 bytes) of memory for the specified variable and can initialise it having the specified values.

DT: Define Ten Bytes:-

The DT directive directs the assembler to define the specified variable requiring 10- bytes for its storage and initialise the 10-bytes with the specified values. The directive may be used in case of variables facing heavy numerical calculations, normally processed by numerical processors.

 

Posted Date: 10/12/2012 5:31:41 AM | Location : United States







Related Discussions:- Dq-dt-assemblers directive-microprocessor, Assignment Help, Ask Question on Dq-dt-assemblers directive-microprocessor, Get Answer, Expert's Help, Dq-dt-assemblers directive-microprocessor Discussions

Write discussion on Dq-dt-assemblers directive-microprocessor
Your posts are moderated
Related Questions
write shell to calculate basic salary from given .

LODS : Load String Byte or String Word:- The LODS instruction loads AL/AX register by the content of a string pointed to by DS:SI register pair. The SI is automatically modifie

) What is the difference between re-locatable program and re-locatable data?

how o create the flow chart for scan ROW4, Column 1 and 3.tq

SBB: Subtract  with Borrow  :- The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which might reflect the result of the past calculations,

SCAS : Scan String Byte or String Word:- This instruction scans a string of words or byte for an operand word or byte specified in the register AL or  register AX. The string i

RET : Return from the Procedure:- At each CALL instruction, the register IP and register CS of the next instruction is pushed to stack, before the control is transferred to the

can any one help me in my project by using assembly language


Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing