Dma-how dma works-microprocessor, Assembly Language

DMA

  • DMA stands for Direct Memory Access
    • It is uses same Address/Data lines on ISA bus
    • It controls the ISA bus instead of the processor ("bus master")
    • Floppy Drive (DRQ2)
    • Hard Drive (varies)
    • Sound Card (varies)

 

  • DMA vs. Programmed I/O
    • It need less processor load
    • It can continually transfer the same block (loop indefinitely)
    • The devices which are demand-based can be serviced more efficiently

     

  • DMA characteristics:
    • It is 16-bit or 8-bit transfers

 

HOW DMA WORKS to transfer data from memory to a peripheral:

1. The peripheral Device requests for DMA service by pulling DREQ line high

2. The DMA controller requests CPU go on hold by pulling CPU's HRQ line high

3. The CPU finished current bus cycle, then acknowledges with HLDA the CPU relinquishes ALL bus control now (3-state)

4. The DMA controller activates DACK line to acknowledge the DMA to the peripheral

5. The DMA start transferring data to the peripheral

 

Posted Date: 10/10/2012 9:17:48 AM | Location : United States







Related Discussions:- Dma-how dma works-microprocessor, Assignment Help, Ask Question on Dma-how dma works-microprocessor, Get Answer, Expert's Help, Dma-how dma works-microprocessor Discussions

Write discussion on Dma-how dma works-microprocessor
Your posts are moderated
Related Questions
Fourth  Generation Microprocessor : The single chip 32-bit microprocessor was introduced in 1981 by Intel as iAPX 432. The other 4th generation  microprocessors  were;  Hewlett

INTO : Interrupt on Overflow:- It is executed, when the overflow flag OF is set. The new contents of IP and CS register are taken from the address 0000:0000 as described in INT


NASM assembly language program: Consider a sequence of 19 strictly positive decimal digits, most likely stored in an array. There are obviously duplicates, and the sequence is un

Convert 751 to hex and show what it would look like stored at TheNumber WORD ? (hint: answer in hex pairs)

code to add two matrices

Description: LC3 allows input from keyboard and output to display on the screen. This lab will exercise the input/output capability using LC-3 Assembly language. Procedure

PC Bus and Interrupt System The PC Bus utilized a bus controller, address latches, and data transceivers (bidirectional data buffers). 1) Bus controller : ( Intel 8288 Bus

8279 Keyword /Display Controller : Figure shows the structure of 8279 and its interface to the bus. Addressing is according to the table given below. CS        RD

Need help with 2 homework assignments