Dma controllers - computer architecture, Computer Engineering

DMA controllers in computer system:

  •   DMA Controller
  •   Part of the I/O device interface
  •   DMA Channels
  •   Performs functions that in general would be performed by the processor
  •   Bus signals that control transfer
  •   Provides memory address
  •   Keeps track of number of transfers
  •   Under control of the processor

INTERFACE CIRCUITS

o   Provides a storage buffer for at least one word of data.

o   Circuitry required connecting an I/O device to a computer bus

o   Contains address-decoding circuitry

o   Contains status flag that can be accessed by the processor.

o   Generates the appropriate timing signals required by the bus control scheme.

o   Performs format conversions

o   Ports

o  Parallel port

o  Serial port

Keyboard to processor connection

8_DMA controllers.png

 

Posted Date: 10/13/2012 7:27:06 AM | Location : United States







Related Discussions:- Dma controllers - computer architecture, Assignment Help, Ask Question on Dma controllers - computer architecture, Get Answer, Expert's Help, Dma controllers - computer architecture Discussions

Write discussion on Dma controllers - computer architecture
Your posts are moderated
Related Questions
Q. What do you mean by Shared Memory? In shared memory scheme more focus is on controlling parallelism instead of data parallelism. In this model numerous processes run indepen

Explain about the Flash memories These are re-writable non-volatile memories evolved from EEPROM; they are generally connected to the USB port on the computer enabling a user t

Firewalls use one or more of three methods to control traffic flowing in and out of the network:  Packet filtering - Packets (small chunks of data) are examined against a s

Q. Illustrate the working of Encoders? An Encoder performs reverse function of decoder. An encoder has 2n input lines and 'n' output line. Let's see 8 ×3 encoder that encodes 8

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

What is meant by context switch?  Switching the CPU to another process requires saving the state of the old process and loading the saved state for the new process. This task i

The commands (instructions) are native instructions to the 68HC11 and therefore it is termed a low level language program. Examining the program the instructions (mnemonics) they a

Describe Data Parallel Model? In data parallel model most of parallel work concentrates on performing operations on a data set. Data set is characteristically organised in a co

What is slack? 'Slack' is the amount of time you have which is measured through while an event ‘really happens' and while it ‘should happen’. The term ‘really happens' can a

is data bus is bidirectional