Design a simple digital clock., Computer Engineering

Use a timer interrupt to design a easy digital clock.  This clock will count only minutes and seconds, and start at 00:00 every time your program starts.  The show on the screen should read

 mm:ss

The display should be consider on one line, and should only update once a second. There will also be a ticking sound on the speaker once each second.

How should you make the clock?  The specific method you use is up to you.  Here are a few suggestions to get started:

 

  • You can count interrupts to count seconds. For instance, if you use a 32 ms rate, one second is roughly 31 interrupts.
  • When your clock reaches 59:59, reset the whole thing to 00:00 and start counting again.

 

 

 

 

Posted Date: 3/28/2013 3:12:58 AM | Location : United States







Related Discussions:- Design a simple digital clock., Assignment Help, Ask Question on Design a simple digital clock., Get Answer, Expert's Help, Design a simple digital clock. Discussions

Write discussion on Design a simple digital clock.
Your posts are moderated
Related Questions
What is data hazard in pipelining? What are the solutions? A data hazard is a situation in which  the pipeline is stalled due to the data to be operated on are delayed for some

Disadvantages of Stateful Multi-Layer Inspection A firewall such as the SMLI remains completely transparent to both users and applications. Consequently, SMLI firewall does no

In this problem you are given a board in which some of the elements are placed as shown in diagram below. Each element represents a color. Fill the other elements in the board, suc

Explain Batch operating systems. Batch operating systems : A batch is a sequence of jobs. Such batch is submitted to batch processing operating systems moreover output would s

Blocking and Non-Blocking network In non-blocking networks the route from any free input node to any free output node can always be offered. Crossbar is an best example of non-

In Java System.out is an object of type? In Java System.out is an object of form Print Stream.

Why a function should have at least one input? There is no strong reason for this in verilog. I think this restriction isn't removed fin SystemVerilog. Some requirements where

#quest2. Each time a defect gets detected and fixed, the reliability of a software production..

What are the disadvantages of file processing system?

What is meant by bitwise operations? C has distinction of supporting special operators known as bit wise operators for manipulation of data at bit level. These operators are us