Compare delays in packet switching and circuit switching, Computer Networking

In this question, you will compare delays in packet switching (i.e. in IP networks), in circuit switching (i.e. in PSTN telephony) and in virtual circuit packet switching (i.e. in FR networks). Assume that the following parameters are defined for the switching networks:                   

N: number of hops between two end points

L: message length in bits

B: data rate in bits per second (same on all links)

P: fixed packet size in bits

H: overhead (header) bits per packet

S: call setup time (in circuit switching and in virtual circuit) in seconds

D: propagation delay per hop in seconds

F: processing delay per packet per hop in packet switching.

Assume the processing delay per packet per hop in virtual circuit packet switching is F/3 (packets are usually referred to as frames in virtual circuit packet switching). Do the following:

6.1 Using the defined parameters above, derive a mathematical expression showing under what condition the packet switching delay is equal or less than circuit switching delay.

6.2 Using the defined parameters above, derive a mathematical expression showing under what condition the virtual circuit packet switching delay is equal or less than packet switching delay.

Assume that there are no acknowledgements. Show your steps in deriving your equations/expressions.

Notes:

  • In circuit switching, a circuit is established first, followed by data transfer and circuit teardown.
  • In packet switching, no circuit is established. The message is divided into packets and for each packet a header is added. Each packet is independently routed to the destination.
  • Virtual circuit packet switching is similar to circuit switching in the sense that a connection is established before data transfer, and the connection is released after data transfer. Virtual circuit packet switching is similar to packet switching in data transfer. Processing delay is smaller compared to packet switching. In this question, it is 1/3 of the processing delay of the packet switching.
  • In order to answer part (6.1) of this question, you need to find packet switching delay (Tps) and circuit switching delay (Tcs) in terms of the defined parameters. Then simplify the expression Tps<= Tcs .Similarly for part (6.2).
Posted Date: 3/21/2013 3:41:32 AM | Location : United States







Related Discussions:- Compare delays in packet switching and circuit switching, Assignment Help, Ask Question on Compare delays in packet switching and circuit switching, Get Answer, Expert's Help, Compare delays in packet switching and circuit switching Discussions

Write discussion on Compare delays in packet switching and circuit switching
Your posts are moderated
Related Questions
Network layer duties Internetwork - Physical and Data link layers are jointly responsible for data delivery on the network from node to node

Delivering message through LAN: We have to devise method for delivering message through LAN phase to single, specific destination device. Sending device uses a hardware addres

Design Issues Of Interconnection Network Below are the issues, which must be considered when designing an interconnection network. 1)  Size and Dimension of network:  It m

State the Disadvantages of adaptive routing process  (1) The routing decision is more difficult; thus, the processing burden on network nodes enhances. (2) In most cases, ad

Applications of Fiber Optics - Backbone networks because of wide bandwidth and cost effectiveness - Cable TV - LANS - 100Base-FX (Fast Ethernet)

What is Stop-and-Wait Protocol? In Stop and wait protocol, sender sends single frame, waits unless it receives confirmation from the receiver (okay to go ahead), and then sends

What is a pointer and does Java support pointers? Pointer is a reference handle to a memory location. Improper handling of pointers leads to memory leaks and reliability issues

In this project, you will implement a Transport Layer protocol to transmit data with Reliable Data Transfer from a client to a server in the presence of channel errors and loss. Th

Dotted decimal representation is a syntactic form the IP software uses to express 32-bit binary numbers when communicating with humans. Dotted decimal presents every octet in decim

A logic gate drives a load, which has a resistance of 1 kÙ and a capacitance of 20 pF. The printed circuit track connecting the gate to its load has an 40 pF capacitance to ground.