Common-collector configuration, Electrical Engineering

Common-collector configuration:

 The common-collector that is abbreviated CC transistor configuration is displayed in figure.  In this type of configuration, the collector is common to both of the input and output of the circuit.  This is fundamentally similar as the common-emitter configuration; apart from that the load is in the emitter in place of the collector.  Just as in the common-emitter circuit, the current flowing via the load while the transistor is reverse-biased is zero, with the collector current being extremely small and equal to the base current.  As the base current is raised, the transistor gradually gets out of cut-off, goes into the active region, and eventually becomes saturated.  One time saturated, the voltage across the load becomes maximum, when the voltage Vce across the collector and emitter of the transistor goes down to a extremely low value, that is as low as a few tens of milli volts for germanium and 0.2 V for silicon transistors.

843_Common-collector configuration.png

Figure:  Common-Collector Transistor Configuration

Posted Date: 1/10/2013 7:02:23 AM | Location : United States







Related Discussions:- Common-collector configuration, Assignment Help, Ask Question on Common-collector configuration, Get Answer, Expert's Help, Common-collector configuration Discussions

Write discussion on Common-collector configuration
Your posts are moderated
Related Questions
Which clipper would you prefer between the series and the shunt clipper? Why?

Q. A transistor in a fixed bias amplifier circuit was replaced by another transistor of beta equaling 150 instead of 60.if IB of transistor is equal to 100 microampere and collecto

Explain the Construction of Synchronous Machines? Basically all synchronous machines require a DC excited field winding in order to produce magnetic flux. For majority of machi

Voltage divider bias: The voltage divider is made by using external resistors R 1  and R 2 . The voltage beyond than R 2  forward biases the emitter junction. Via prop

Consider the filter h[n,m] describing the input-output relationship below: g[n,m]=f[n-1,m]+ f[n,m-1]+ f[n+1,m]+ f[n,m+1] a)  What is the impulse response of this filter? b

You should document each step of each iteration of your design. 1. You should include the following items from your preparation. a. A state diagram of the handshaking receive

Q. With a cross sectional view, explain the working of a depletion type MOSFET Draw a biasing amplifier circuit DEPLETION-TYPE MOSFET: Two types of FETs: JFETs and MOSFETs. MOS

Q. For a transmission-line model that includes only the series impedance Z, sketch phasor diagrams for: (a) Lagging power factor load. (b) Leading power factor load.

Athree-phase, wye-connected, round-rotor, 220- V, 60-Hz, synchronous motor, having a synchronous reactance of 1.27  per phase and negligible armature resistance, is connected in p