Common-collector configuration, Electrical Engineering

Common-collector configuration:

 The common-collector that is abbreviated CC transistor configuration is displayed in figure.  In this type of configuration, the collector is common to both of the input and output of the circuit.  This is fundamentally similar as the common-emitter configuration; apart from that the load is in the emitter in place of the collector.  Just as in the common-emitter circuit, the current flowing via the load while the transistor is reverse-biased is zero, with the collector current being extremely small and equal to the base current.  As the base current is raised, the transistor gradually gets out of cut-off, goes into the active region, and eventually becomes saturated.  One time saturated, the voltage across the load becomes maximum, when the voltage Vce across the collector and emitter of the transistor goes down to a extremely low value, that is as low as a few tens of milli volts for germanium and 0.2 V for silicon transistors.

843_Common-collector configuration.png

Figure:  Common-Collector Transistor Configuration

Posted Date: 1/10/2013 7:02:23 AM | Location : United States







Related Discussions:- Common-collector configuration, Assignment Help, Ask Question on Common-collector configuration, Get Answer, Expert's Help, Common-collector configuration Discussions

Write discussion on Common-collector configuration
Your posts are moderated
Related Questions

filt is a circuit that cantains onely passive components

Q. Basic introduction of Analog Building Blocks? Electronic systems usually process information in either analog or digital form. In order to process the two different kinds of

Q. What do you mean by Feedback in amplification? Feedback :   Feedback in its broadest sense means that a certain amount of the output signal is "fed back" into the input. An

What is I/O mapping? The assignment of addresses to various I/O devices in the memory chip is known as I/O mapping.

#quesFind a minimum two level, multiple-output AND-OR gate circuit to realize these functions (eight gates minimum). F1(a,b,c,d) =Sm(10,11,12,15) +D (4,8,14) F2(a,b,c,d) =Sm(4,11

Load Balancing and Load Management It has been observed in which the load on all three phases of a distribution line and between the feeders is not balanced. This output in in

I want simulink model for carrier based pwm method

Question: a) What is the main difference between a latch and a flip flop? b) Draw the logic diagram of an SR-latch using only NAND gates. c) A positive edge triggered

Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.