Cache simulater, Computer Engineering

Requirements

You are required to program (in a high level language such as C, C++, Java) and implement a cache simulator which will have the following inputs and outputs:-

 

2119_Cache Simulater.png

Memory trace ó smalltex.din (during code development microtex.din - see later) and each address is the current address, in RAM, of a Byte required by the CPU.

Cache size ó size of cache in bytes

Block size ó size of blocks in bytes

Degree of associativity ó direct (1-way), 2-way, 4-way, 8-way,  and fully associative

Replacement policy ó Random and LRU are to be implemented.

Total miss rate = compulsory + capacity + conflict miss rates.

* The memory trace file (smalltex.din) is located at

            /home/csiii/csiiilib/arc/smalltex.din        or

            /home/3rd/csiiilib/arc/smalltex.din

Copy this file to your arc directory where you will be running your assignment from.

Posted Date: 2/28/2013 2:54:21 AM | Location : United States







Related Discussions:- Cache simulater, Assignment Help, Ask Question on Cache simulater, Get Answer, Expert's Help, Cache simulater Discussions

Write discussion on Cache simulater
Your posts are moderated
Related Questions
Define e-commerce? The term 'electronic commerce' has develop from electronic shopping, to imply all aspects of business and market processes enabled by the Internet and World

In a virtual memory system, the addresses used by the programmer refers to  (A) Memory space.               (B) Physical addresses.   (C) Address space.                (D) M


Q.What do you mean by the term 'bounded rationality in decision making'? Maximizing the outcomes of a decision is an ideal stage. Habitually it is an impossible thing. The caus

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

A system contains 10 units of resource class Ru. The resource requirements of three user processes P1, P2 and P3 are as follows

Solve the problem in page 346 of the paper on cell formation by Boctor using the MIP method.  Use 4 cells and no more than 3 machines per cell. Solve the problem using the MIP m

Why is Translation Look-aside Buffers (TLBs) important? The implementation of page-table is completed in the following manner: Page table is maintained in main memory.

Q. Addressing Relationship for Main Memory and Cache? In the normal case there are 2k words in cache memory and 2n words in main memory. The n-bits memory address is splitted i

SPC stands (A)   Standard Protocol Control (B)   Stored Program Control (C)  Signaling and switching Centre (D)  Signaling Process Center Ans: SPC repres