Cache simulater, Computer Engineering

Requirements

You are required to program (in a high level language such as C, C++, Java) and implement a cache simulator which will have the following inputs and outputs:-

 

2119_Cache Simulater.png

Memory trace ó smalltex.din (during code development microtex.din - see later) and each address is the current address, in RAM, of a Byte required by the CPU.

Cache size ó size of cache in bytes

Block size ó size of blocks in bytes

Degree of associativity ó direct (1-way), 2-way, 4-way, 8-way,  and fully associative

Replacement policy ó Random and LRU are to be implemented.

Total miss rate = compulsory + capacity + conflict miss rates.

* The memory trace file (smalltex.din) is located at

            /home/csiii/csiiilib/arc/smalltex.din        or

            /home/3rd/csiiilib/arc/smalltex.din

Copy this file to your arc directory where you will be running your assignment from.

Posted Date: 2/28/2013 2:54:21 AM | Location : United States







Related Discussions:- Cache simulater, Assignment Help, Ask Question on Cache simulater, Get Answer, Expert's Help, Cache simulater Discussions

Write discussion on Cache simulater
Your posts are moderated
Related Questions
Database marketing tool or application helps a user or marketing professional in determining the right tool or plan for his valuable add campaign. This tool haves data from all sou

In 1960: The purpose of e-commerce was to exchange the electronic data. In 1970s: Electronic Fund Transfers or EFT was developed which considered as huge impact in the emerging

After considering instruction execution let's now describe a concept which is very popular in any CPU implementation. This conception is instruction pipeline.  To extract better

Hardware Support for paging

Define miss penalty? The extra time required to bring the desired information into the cache is known as miss penalty.

Single Instruction and Multiple Data stream (SIMD) In this organisation, multiple processing elements are working under the control of a one control unit. It has multiple data

Explain the action of an interrupt processing routine? Action of an interrupt processing routine is as follows : 1. Save contents of registers of CPU. This action is not e

Potential of Parallelism Problems in the actual world differ in respect of the degree of natural parallelism inherent in the personal problem domain. Some problems may be simpl

Associativity of Connectives : Here brackets are very important in order to tell us where to perform calculations in arithmetic and logic. By using these brackets we evaluate

What are the Advantagesof fact finding - Analyst obtains reliable data - It's possible to see exactly what is being done -  This is an inexpensive method in comparison o