Cache memory-microprocessor, Assembly Language

Cache Memory

Caching is a technology based on the memory subsystem of any computer. The majoraim of a cache is to accelerate the computer while keeping the cost of the computer low. Caching let to do computer tasks more quickly.

Cache technology is the utilities of a faster but smaller memory type to accelerate a slower but larger memory type.

Cache is small high speed memory generally Static RAM that have the most recently accessed pieces of the time it takes to  an instruction (or piece of data) into the processor is very long when compared to thetime to execute the instruction.

When by using a cache, we might check the cache to see if the item is in the cache. If it is, that is known a cache hit. If not, it is known a cache miss and the computer might wait for a round trip from the larger and slower memory area.

A cache has some maximum size that is very small then larger storage area.

Cache memory helps by decreasing the time it takes to move information to processor  & from the processor. Cache memory permits small portions of major memory to be accessed 3 to 4 times faster than DRAM It applies "Locality of Reference." At any time the processor will be accessing the memory in localized or small region of memory.  The cache loads this region  byallowing the processor to access the memory region faster.

 

 

Posted Date: 10/10/2012 5:49:56 AM | Location : United States







Related Discussions:- Cache memory-microprocessor, Assignment Help, Ask Question on Cache memory-microprocessor, Get Answer, Expert's Help, Cache memory-microprocessor Discussions

Write discussion on Cache memory-microprocessor
Your posts are moderated
Related Questions
Read Architecture: Look Through Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the proc

Port Mapped I/O or I/O Mapped I/O I/O devices are mapped into a separate address space. This is generally accomplished by having a different set of signal lines to denote a mem

Flag Register : 8086 has a 16-bit flag register which is divided into 2 parts, viz. (a)machine control flagsand (b)condition code or status flags. The condition code flag regi

8254 Programmable Timer A diagram of Intel's 8254 interval event/timer counter is given in Figure. The 8254 consists of 3 identical counting circuits, per of which has GATE and

errorlevel -302 ;prevents error code for this chipset __config 0x373A ;chip config PIC spec page 146 processor 16F877A ;chipset reset code

SCAS : Scan String Byte or String Word:- This instruction scans a string of words or byte for an operand word or byte specified in the register AL or  register AX. The string i

ROL : Rotate Left without Carry: This instruction rotates the content of the destination operand to the left by the specified count bit-wise excluding the carry. The most signific

Description Write a MIPS program that reads a string from user input, reverse each word (defined as a sequence of English alphabetic letters or numeric digits without any punctu

to separate positive and negative numbers

The Alpha : The development of the Alpha chip start in the year 1988 The new chip used 64 bit technology, let users to pack  more  complexity  into  their  programs  than  exis