Bus arbitration - computer architecture, Computer Engineering

Bus arbitration:

In single bus architecture when more than 1 device requests the bus, a controller known as bus arbiter decides who gets the bus; this is known as the bus arbitration.

905_Bus arbitration.png

 

o   Each device on the bus assigned an unique identification number.

o   Place their ID numbers on 4 open-collector lines.

o   All components have equal responsibility in performed the arbitration process.

o   A winner is chosen as a result.

Posted Date: 10/13/2012 6:58:18 AM | Location : United States







Related Discussions:- Bus arbitration - computer architecture, Assignment Help, Ask Question on Bus arbitration - computer architecture, Get Answer, Expert's Help, Bus arbitration - computer architecture Discussions

Write discussion on Bus arbitration - computer architecture
Your posts are moderated
Related Questions
Explain the program translation model The program translation model makes the execution gap through translating a program written in a programming language, termed as the sou

APPLICATIONS OF PARALLEL PROCESSING Parallel computing is an development of sequential computing which tries to emulate what has always been the condition of affairs in natural

The mercantile process model consists of which of the pahase(s): The pre-purchase phase. Purchase consummation phase. Post-purchase Interaction phase.

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph s

what are the types of isoquants

What types of data entry services do you perform? Our business is to understand what data you require entered and in what particular format. After an initial analysis is perfor

What are the types of electronic payment system? Types of the electronic payment system are as given below: The most Internet payment way for Business to Customer is credit

Define register file. All general purpose registers are combined into a one block called the register file.

Zero address instruction format is used for  (A) RISC architecture.      (B) CISC architecture.  (C) Von-Neuman architecture.   (D) Stack-organized architecture.

Pipelining - computer architecture: The Pipeline Defined According to John Hayes "A pipeline processor consists of a sequence of processing circuits, called stages or