Basics of caches - computer architecture, Computer Engineering

Basics of Caches:

"The caches are situated on basis of blocks, the shortest amount of data which may be copied between 2 adjacent levels at a time.

"If requested data by the processor is present in some the upper level block

 Then it is known as a hit.

"If data is not found in the upper level then this request is called a miss and the data is retrieved from the lower level in the hierarchy.

"The portion of memory accesses found in the upper level is known as a hit ratio.

"The storage, which takes profit of locality of accesses, is known as cache

 

2029_Basics of Caches.png

 

Posted Date: 10/13/2012 5:15:06 AM | Location : United States







Related Discussions:- Basics of caches - computer architecture, Assignment Help, Ask Question on Basics of caches - computer architecture, Get Answer, Expert's Help, Basics of caches - computer architecture Discussions

Write discussion on Basics of caches - computer architecture
Your posts are moderated
Related Questions
Q. What do you mean by Execution Unit? Execution unit performs all ALU operations. Execution unit of 8086 is of 16 bits. It also contains the control unit that instructs bus in

write a code to decode the string"i need 1000 bucks"

We also need to know, given a cell, which of its neighbours has all of its walls intact. Write the function wallsintact that accepts the grid and a list of neighbouring cells and r

Explain any three parsing techniques. Following are three parsing techniques: Top-down parsing: This parsing can be viewed as an attempt to get left-most derivations of an

Accessibility testing for web sites is a service that can give much more than the standard point-by-point testing methods of most automated services.

Term memory as used in a computer context initially The term memory as used in a computer context initially referred to magnetic core memory devices which were used beginning

If for a short period of time circuits goes to some dissimilar logic level then it is assumed to have then it is known as static hazard e.g. If the final logic value of output of a

defination of query ?

Define Realization of one flip flop using other flip flops? It is probable to implement a flip flop circuit using any other circuit. Universal block diagram is shown below.

Explain about MMX architecture MMX architecture introduces new packed data types. Data types are eight packed, consecutive 8-bit bytes; four packed, consecutive 16-bit words;