Asynchronous and synchronous logic design, Electrical Engineering

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay

Posted Date: 4/16/2013 1:29:19 AM | Location : United States







Related Discussions:- Asynchronous and synchronous logic design, Assignment Help, Ask Question on Asynchronous and synchronous logic design, Get Answer, Expert's Help, Asynchronous and synchronous logic design Discussions

Write discussion on Asynchronous and synchronous logic design
Your posts are moderated
Related Questions
Q. Show the Overall output limitations of Speed Control? The overall output limitations are as shown in Figure. With base speed defined as the full-field speed of themotor at t

For Parity Flag  CPRE (Call  on parity even) and CPO (Call or parity  Odd) Instruction CPE calls the subroutine  from the  specified  memory  location if parity  flag is

Q. A person, while driving a car in a cyclone and waiting at an intersection, hears a thumping sound when a power line falls across the car and makes contact with the chassis. The

digital voltmeter working principle

With neat diagrams explain the configuration of a step-by-step switching system. Schematic diagram for such an exchange is given in Figure.  Every subscriber is connected to a

Q Consider a three-phase, full-wave bridge recti?er, as shown in Figure, with a purely resistive load R. For each diode, determine: (i) efficiency, (ii) form factor, (iii) ripple f

Illustrate the satellites in outer space Satellites in outer space transmit signals to Earth. Computers in vehicles (for example car, airplane or ship) receive and interpret th


Give a few applications of superconductors. Also give three applications of superconductors. Application of superconductors in Electrical and Electronic Engineering (i) The

I am assigned to make above mentioned thing...Know the theory but need an authentic circuit diagram(simple).It must contain a solenoid and other simple objects