Asynchronous and synchronous logic design, Electrical Engineering

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay

Posted Date: 4/16/2013 1:29:19 AM | Location : United States







Related Discussions:- Asynchronous and synchronous logic design, Assignment Help, Ask Question on Asynchronous and synchronous logic design, Get Answer, Expert's Help, Asynchronous and synchronous logic design Discussions

Write discussion on Asynchronous and synchronous logic design
Your posts are moderated
Related Questions
Equivalent Circuit : The equivalent circuit of a UJT is shown in fig. The P - N junction represented in the emitter by a diode. Silicon bar being lightly doped has a high res

Atomic weight of an atom is (A) Sum of the number of protons and neutrons. (B) Sum of the number of protons and electrons. (C) Sum of the number of electrons and n

Performance Equations of Three Phase Induction Motor When balanced 3-? voltages are applied to the  stator  winding  a rotating magnetic field  of constant amplitude is produc

A 3-phase transmission line is 200km long. The line has a per phase series impedance of 0.25+j0.45 Φ/km and shunt admittance of j7.2ΦS/km. The line delivers 250MVA, at 0.6 lagging

Q What do you mean by Direct coupling? In this method the a.c. output signal is fed directly to the next stage. No reactance is included in this coupling network. Special d.c.

Q. Determine briefly subscriber loop system.  Give some technical specification for subscriber lines. Ans: Subscriber Loop System: Each subscriber in a telephone network is

Draw an electrical relay diagram rung showing a N/O contact of CR1(coil) in series witha N/C contact of CR2(Coil), operating a lamp L1. A delay-on (TON) relay has a preset of 5.

Design a MOD-6 synchronous counter using T Flip-Flops.

A former employs a servant to look after his form house. He instructs the servant to keep a watch on his goat. So that he does not harm the kitchen garden, when the entrance-door

i need a counter of following o/p truth table 00000000 10000000 11000000 11100000 11110000 11111000 11111100 11111110 11111111 00000000 10000000 . . . so please suggest me some IC