Asynchronous and synchronous logic design, Electrical Engineering

One of the simplest circuits is the asynchronous or ' ripple' counter. Below is shown the circuit diagram of a simple 3 stage ripple counter.

1234_Asynchronous and Synchronous logic design.png

The operation of this circuit is based on the fact that the truth table for the JK flip flop is only valid if the clock waveform is falling, i.e. 1->0. Assume the outputs are all zero, the flip flops will not change until the clock on each flip flop falls. The clock in waveform has just fallen  ,since the JKa inputs are logic '1' the device will toggle and the output will invert i.e. Qa=1. Flip flop B will not change because the clock waveform on B has risen    (0->1) and these devices only functions on a falling edge. The clock in waveform has fallen again, so Qa toggles again (i.e. Qa =0), this has just produced a falling clock on JKb and Qb toggles (i.e. Qab=1) .The device has just counted from 000-> 001->010.

960_Asynchronous and Synchronous logic design1.png

The circuit is called a ripple counter because the clock pulse is slowly rippling through the JK's, hence asynchronous (Not at the same time!) .The limitations of the asynchronous counter is the speed of operation. A rough formula for the maximum speed is when the clock changes before the output changes i.e.

      F =  1 / n x propagation delay
 
   where n = number of stages, propagation delay of one JK

A better technique is to use a synchronous design where all the JK are clocked together so the maximum frequency is only limited by the propagation delay of 1 JK.  

59_Asynchronous and Synchronous logic design2.png

 
The circuit appears to be complex in design, however it is easily realised by using state diagrams. The maximum frequency of operation is again roughly calculated by considering the frequency at which the output just changes before the clock in changes.
    
      F = 1/ Propagation delay

Posted Date: 4/16/2013 1:29:19 AM | Location : United States







Related Discussions:- Asynchronous and synchronous logic design, Assignment Help, Ask Question on Asynchronous and synchronous logic design, Get Answer, Expert's Help, Asynchronous and synchronous logic design Discussions

Write discussion on Asynchronous and synchronous logic design
Your posts are moderated
Related Questions
Determine Capacitance of capacitor: A 20 Ω resistor is connected in series with a coil, a capacitor and an ammeter across a 25 V variable frequency supply. While the frequency

write down the application of shift register and explain it.

A symmetrical fluctuating message, with |f(t)| max = 6.3 V and KCR = 3, is to be encoded by using an encoder that employs an 8-bit natural binary code to encode 256 voltage levels

Q. What are transmission bridges? How do they assist in satisfying the connectivity?  Ans: A typical transmission bridge is demonstrated in figure. Series capacitance and shunt

Q. The twin-tee or notch network shown in Figure is often used to obtain band-reject characteristics. (a) Determine the transfer function V 2 /I 1 . (b) Find the angular freq

Explain keyboard interfacing to 8088 through 8279 . The 8279 is a programmable keyboard and display interfacing component which scans and encodes up to a 64-key keyboard and con

We are given an M=32 pulse sequence of slow time data, collected with PRF = 10 kHz.  We want to use a Cooley-Tukey radix 2 FFT algorithms to compute the Doppler spectrum of the dat

Delay time ( t d ) Initially a thyristor  remains  in forward  blocking  stat when  anode to cathode forward  voltage  is applied  and gate  to cathode circuit is opened. As t

Find the current flow through resistor 12 Ω using Thevenin's Theorem.

Magnetic materials