Associative memory organisations, Computer Engineering

Associative Memory Organisations

The associative memory is organised in w words with b bits per word. In w x b array, every bit is known a cell. Each cell is made up of a flip-flop that haves some comparison logic gates for read-write operations and pattern match. Thus, it is possible to read or write in parallel due to the logic structure. A set of bit cells of all the words at the similar position in a vertical column is known bit slice as shown below:-

                                       238_Associative Memory Organisations.png

                                                                  Associative memory

Posted Date: 3/4/2013 5:27:54 AM | Location : United States







Related Discussions:- Associative memory organisations, Assignment Help, Ask Question on Associative memory organisations, Get Answer, Expert's Help, Associative memory organisations Discussions

Write discussion on Associative memory organisations
Your posts are moderated
Related Questions
Which Technologies of this age had tended to the emergence of computer network? Ans: The technologies are Communication technology and Computer technology with the support of V

Discuss about Translation table encryption technique to ensure secured transactions onto the net? Translation table: In this process each chunk of data is used like an of

Design a serial 2’s complementer with a shift register and a flip-flop

Object-Oriented Program And Cell Controlled Class Architecture To the variety of scenarios, generic cell control architecture can be applied. An object oriented programming lan

Define the term busy hour Busy Hour: Continuous 1- hour period lying completely in the time interval concerned, for that the traffic volume or the number of calls attempts is

Can we call reports and transactions from interactive reporting lists? Yes.  It also permits you to call transactions or other reports from lists.  These programs then use val

What is an I/O channel?  An I/O channel is actually a special purpose processor, also known as peripheral processor. The main processor initiates a transfer by passing the need

A graph with n vertices will definitely have a parallel edge or self loop of the total number of edges are More than n(n-1)/2


Disadvantages of MPI  Performance is restricted by communication network between the nodes It can be harder to debug Needs more programming changes to go from seri