8251 programmable/communication interface-microprocessor, Assembly Language

8251 Programmable/Communication Interface

As an instance of a serial interface device let us suppose Intel's 8251 A programmable communication interfaces. The 8251A is diagrammed in given figure. It is capable of being programmed for synchronous / asynchronous communication.  The data that is in buffer and data-out buffer registers share the similar port address. For input, the serial bit stream is arriving on the R x D pin is shifted into the receiver shift register and then the data bits are transferred to the data-in buffer register, where they might be input by the CPU. On the other hand on output the data bits put in the data-out buffer register by the CPU are transferred to the transmitter shift register and, along with the essential synchronization bits, are shifted out through the T x D pin. Among other things the contents of the mode register, which are begin by the executing program, determine whether the 8251A is in synchronous mode or asynchronous mode and the format of the characters being received and transmitted. The control register, which is set by the program, controls the operation of the interface, and the status register makes sure information available to the executing program. Obviously, the sync character registers are for storing the sync characters required for synchronous communication.

1142_8251.jpg

Even though all 7 of the registers on the left side of Figure 4.7 may be accessed by the processor, the 8251A is associated with only 2 port addresses. The C/D pin is linked to the address line AO and AO differentiates the 2 port addresses. The 8251A internally interprets the C/D, RD, and WR signals as follows:

1611_8251 signals.jpg

Posted Date: 10/10/2012 7:45:42 AM | Location : United States







Related Discussions:- 8251 programmable/communication interface-microprocessor, Assignment Help, Ask Question on 8251 programmable/communication interface-microprocessor, Get Answer, Expert's Help, 8251 programmable/communication interface-microprocessor Discussions

Write discussion on 8251 programmable/communication interface-microprocessor
Your posts are moderated
Related Questions
how to write the alp for matrix addition in microprocessor 8086?

You have to write a subroutine (assembly language code using NASM) for the following equation.

Explain the architecture of the file transfer protocol ftp in terms of clients, servers, sockets

Memory Segmentation : The  memory in an 8086/8088  based system is organized as segmented memory. In this scheme, the whole physically available memory can be divided into a n

64-bit integer calculator, which processes using 16-bits at a time (reg/mem16 operands)

Flag Register : 8086 has a 16-bit flag register which is divided into 2 parts, viz. (a)machine control flagsand (b)condition code or status flags. The condition code flag regi

describes vertical and horizontal web services protocols. Next, identify the similarities and differences between vertical and horizontal web services protocols. Finally, explain w

The Pentium   The next member of the Intel family of microprocessors was the Pentium, introduced in the year 1993. With the Pentium, Intel broke its custom of numeric model name


Write a program that allows a user to encrypt/decrypt a message using a shift cipher. The user should specify the key and the message. Your program should be able to handle messa