8251 programmable/communication interface-microprocessor, Assembly Language

8251 Programmable/Communication Interface

As an instance of a serial interface device let us suppose Intel's 8251 A programmable communication interfaces. The 8251A is diagrammed in given figure. It is capable of being programmed for synchronous / asynchronous communication.  The data that is in buffer and data-out buffer registers share the similar port address. For input, the serial bit stream is arriving on the R x D pin is shifted into the receiver shift register and then the data bits are transferred to the data-in buffer register, where they might be input by the CPU. On the other hand on output the data bits put in the data-out buffer register by the CPU are transferred to the transmitter shift register and, along with the essential synchronization bits, are shifted out through the T x D pin. Among other things the contents of the mode register, which are begin by the executing program, determine whether the 8251A is in synchronous mode or asynchronous mode and the format of the characters being received and transmitted. The control register, which is set by the program, controls the operation of the interface, and the status register makes sure information available to the executing program. Obviously, the sync character registers are for storing the sync characters required for synchronous communication.

1142_8251.jpg

Even though all 7 of the registers on the left side of Figure 4.7 may be accessed by the processor, the 8251A is associated with only 2 port addresses. The C/D pin is linked to the address line AO and AO differentiates the 2 port addresses. The 8251A internally interprets the C/D, RD, and WR signals as follows:

1611_8251 signals.jpg

Posted Date: 10/10/2012 7:45:42 AM | Location : United States







Related Discussions:- 8251 programmable/communication interface-microprocessor, Assignment Help, Ask Question on 8251 programmable/communication interface-microprocessor, Get Answer, Expert's Help, 8251 programmable/communication interface-microprocessor Discussions

Write discussion on 8251 programmable/communication interface-microprocessor
Your posts are moderated
Related Questions
take an integer and its base and the base in which you want to convert the number from user and perform conversion.


Program Translation Sequence Developing a software program to accomplish a particular task, the implementer chooses an appropriate language, develops the algorithm (a sequence

Interrupt Priority Management The interrupt priority management logic indicated in given figure can be implemented in several ways. It does not required to be present in system

DEC:  Decrement :- The decrement instruction subtracts 1 from the contents of the particular memory location or register. All the conditions code flags except carry flag are affec

OR: Logical OR: The OR instruction carries out the OR operation in the similar way as described in case of the AND operation. The restriction on source and destination operands ar

I need a division subroutine. Asks for two inputs, then displays the inputs and shows the answer with a remainder. Mine isnt displaying the inputs correctly.

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

RET : Return from the Procedure:- At each CALL instruction, the register IP and register CS of the next instruction is pushed to stack, before the control is transferred to the

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memor